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Abstract
Xilinx is one of the best known FPGA vendors and its FPGAs are used
in research, industrial and military environments. For the ISE design suite
Xilinx has provided a powerful tool to extract information of the FPGA
structure (up to 7th series devices) and to read and modify designs through
the Xilinx Design Language (XDL). For the new Xilinx IDE Vivado however,
XDL became unsupported and the tool was removed from the IDE. Instead,
Vivado offers a TCL based API to get access to the information of the
internal FPGA architecture as well as to modify designs. In this work
a TCL script has been developed to build a bridge from Vivado to XDL
based software, like RapidSmith and DHHarMa, through the creation of a
compatible XDL files.
Introduction
FPGAs are commonly used in research, industrial and military applications
because of theirs versatility. The possibility of changing configuration and
thus behaviour is one of the reasons why FPGAs are often used, especially
for rapid prototyping because is possible to test and debug applications
faster and at low cost.
In the FPGAs market, Xilinx is one of the leaders and its FPGAs and
tools are among the most used. The first tool that Xilinx provided to users
is the ISE Design Suite and it is the only one that supports Xilinx FPGAs
up to the 6th Series. Together with the 7th Series, Xilinx launched a new
tool called Vivado, which will replace ISE for the next generations.
In addition to software provided by Xilinx, there are many third-party tools
that interact with the ones in the ISE Suite. This interaction was made easier
mainly because Xilinx provided a tool that can be used to get a description
of FPGA structure and synthesised design in a human readable form based
on a proprietary description language called Xilinx Design Language (XDL).
With the replacement of ISE and therefore the removal of XDL, all those
tools are not longer usable for the next series. The aim of this work is
to make possible to keep using these tools with the new device series, by
making them interoperable with Vivado.
The thesis is organised as follows:
1. Chapter FPGA describes the structure of FPGAs;
2. Chapter XDL provides a brief introduction to Xilinx Design Language
for FPGA and design descriptions;
3. Chapter Vivado explains what Vivado is, its characteristics and its
10
differences from ISE;
4. Chapter Viv2XDL shows the tool developed in this thesis;
5. Chapter Examples reports some examples of use of the tools.
11
Chapter 1
FPGA
1.1 Introduction
Field Programmable Gate Array (FPGA) is a highly structured integrated
circuit based on a high number of simple programmable logic elements
connected together through large number of programmable interconnections.
This structure gives FPGAs the ability to be used to solve any computable
problem just by reconfiguring logic elements and interconnections. As a
consequence of the flexibility to change behaviour through reconfigurations,
these devices present some advantages with respect to other technologies
such as ASIC (Application Specific Integrated Circuit), which are more
expensive as consequence of the non-recurring expenses (NRE) and have
fixed functionalities1. One of the most important advantage obtained by
reconfigurability is the possibility to correct errors without further costs
and at any moment. This feature is the main reason for the use of FPGAs
for rapid prototyping and debugging before the production of the equivalent
ASIC, and therefore the initial diffusion of these devices, which were initially
less performant and more energy consuming than ASICs. There are also
other disadvantages, such as a higher unit cost in high volume designs
and a larger size with respect to ASICs, which are custom produced, but,
more recently FPGAs have come to rival the corresponding ASIC solutions
1Except for microprocessors, where hardware functionalities are fixed but it is possible
to change software
12
Figure 1.1: Example of Mapper work.
by providing significantly reduced power consumption, increased speed,
lower materials cost, minimal implementation real-estate, and increased
possibilities for re-configuration “on-the-fly”[1], so the number of application
areas is increased.
FPGA configuration is generally specified using an hardware description
language (HDL), similar to that used for application-specific integrated
circuits (ASICs), then this description is the input of a synthesis tool that
chooses how to use FPGA resources to have the same described behaviour.
Synthesis tools are formed by three essential part:
1. Mapper
2. Placer
3. Router
Mapper is the first step and its task is to map logic described in HDL
to basic logic elements that can fit FPGA resources. As example, a 32-bit
AND needs to be converted to five six-input AND, one two-input AND plus
another six-input AND to combine the previous results (Figure 1.1).
Placer has the task to choose FPGA resources to use to implement mapped
logic (the basic logic elements returned by Mapper). Using the example
above, each AND can be assigned to any logic block in the FPGA. Different
13
positions cause different connections and different hardware characteristics
of the implemented design (such as propagation time).
Router is last step and its task is to connect signals together. As an
example, the outputs of the six ANDs must be conveyed to the input of the
last AND. Also in this case different connections cause different hardware
characteristics of the implemented design.
1.2 High Level Structure
FPGA hardware structures vary according to vendors, but the basic idea is
the same. Figure 1.2 shows that FPGAs are based on function units that
can be connected together through programmable interconnections between
fixed wires. Function elements can be of different types (logic blocks,
digital signal processors, memories, etc.) but the most important ones are
logic elements that can be configured to perform complex combinational
functions, or merely simple logic gates like AND and XOR. In most FPGAs,
logic blocks also include memory elements, which may be simple flip-flops
or more complete blocks of memory. Furthermore there are I/O blocks that
are special elements used for data input or output to function units. Usually
Figure 1.2: FPGA Structure.
Grey boxes are function units, white boxes are i/o elements and black lines are wires. Wires can
be connected together in contact points trough programmable interconnections.
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logic units can perform limited combinational/sequential functions, so it is
important to focus on the infrastructure that connects each element, called
routing infrastructure, because it gives the opportunity to link this functions
to perform more complex ones. Figure 1.3 shows that each pin of a “logic
Figure 1.3: FPGA High Level Structure[2].
block” can be connected only to a few near wires. It is possible to choose if
each connection is active or not through the “programmable connection
switch”. Then signals can be routed and reach all parts of the FPGA
configuring “programmable routing switches” (inside “switch blocks”) to
iteratively connect wires together, such as shown in Figure 1.4
This kind of representation is commonly used to explain how FPGAs work,
but it is not useful for developers, because it is too simplified. The next
section will explain tiled representations of FPGAs that are more detailed
and the most commonly used by vendors to describe FPGAs to designers.
15
Figure 1.4: Example of routing in FPGAs.
1.3 Tiled Structure
Tiled structure is a good abstraction of FPGAs, where an FPGA is treated
as a matrix of tiles. Each tile represents a specific functionality of the
hardware and can be of different types.
Some essential tiles are:
 CLB
 INT
 IOB
 NULL
CLBs contain logic blocks of FPGAs, so they are tiles where it is possible to
configure combinatorial/sequential functions. These are the most common
type, along with INT.
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INTs are an abstraction of “switch blocks”, so they are configured to route
signals. Usually each CLB is near an INT tile to give the possibility to route
CLB signals.
IOBs represent FPGA blocks used for input/output, in according to their
configurations.
NULLs are special type of tiles. This kind of tiles hides hardware details
that cannot be used/configured by designers, making the abstraction more
useful.
An example of this representation is Figure 1.5.
Figure 1.5: Tiled representation of XC7A8 (Artix7).
A tile may contain:
 Primitive Sites;
 Programmable Interconnection Points (PIPs);
 Wires.
Primitive sites are configurable objects of the tiles. Different types of
them represent different functionalities. Each site has configuration options,
“pins” and an internal structure defined according to the type. Pins are used
to access the inside structure.
Programmable Interconnection Points are points that could be con-
figured to connect one wire to other wires (one or more). They are present
mostly in INT tiles, inside a block called “switch matrix” (or routing switch).
Wires are physical connection between PIPs or pins, they are used to
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propagate signals, and they are not configurable. Wires may also be
physically connected together.
Figure 1.6 shows a zoomed view of some tiles where white rectangles inside
CLBs are primitive sites. In the figure it is also possible to see wires; some
of them go trough tiles, others are connected to a switch matrix and some
others are for input/output to sites (green in the figure).
Figure 1.6: Zoomed view of XC7A8 (Artix7).
The next section will explain the content of some types of sites and the
representation of switch matrix.
1.4 Tiles Details
This section will explains some details of the most important tiles. Since
those information are vendor and device dependent, it focuses on 7th Series
of Xilinx.
1.4.1 INT
INT tiles do not have any sites, but they contain a switch matrix. A switch
matrix is treated as a “black box”, so designers cannot see implementation
details, but it allows wires to be connected together through PIPs, in order
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to route signals. The Xilinx representation of the switch matrix is a rectangle
with as many pins as the number of input/output wires, where each pin is
connected to a PIP. Section B.2 shows a region of a switch matrix where it
is possible to distinguish PIPs (circle on the right), pins/wires (horizontal
lines on the right of PIPs) and possible connections between PIPs (other
lines).
Figure 1.7: Switch matrix of an INT tile.
Section B.2 also shows that from an input pin is not possible to reach all
output pins, but only a few of them. For example, from the pin “A” it is
possible to reach “B”, but not “C”. To connect “A” and “B”, or generally
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two reachable pins and therefore wires, it is enough to activate the respective
PIPs.
1.4.2 CLB
CLBs are one of the most important type of tiles, because they are the
main logic resources which can be used to implement sequential as well as
combinatorial circuits. Each CLB element is connected to an internal switch
matrix to access the general routing matrix inside an INT tile, which is near
the CLB (shown in Figure 1.8). In the 7th Series, a CLB element contains
a pair of primitive sites called slices[3].
Figure 1.8: CLB structure.
Every slice contains:
 four logic-function generators (or look-up tables, called LUTs)
 eight storage elements
 wide-function multiplexers
 carry logic (Figure 1.9)
20
Figure 1.9: CLB Carry Chain[3].
These elements are used by all slices to provide logic, arithmetic, and ROM
functionalities. In addition, some slices support two additional functions:
storing data using distributed RAMs and shifting data with 32-bit registers.
Slices that support these additional functions are called SLICEM; others
are called SLICEL. SLICEM (details in Figure A.2 on Page 87) represents a
superset of elements and connections found in all slices. Details of SLICEL
are shown in Figure A.1 on Page 86. Each CLB can contain two SLICEL or
a SLICEL and a SLICEM.
Look-UP Table (LUT)
Function generators in the 7th series FPGAs are implemented as six-input
look-up tables (LUTs). There are six independent inputs (A inputs - A1 to
A6) and two independent outputs (O5 and O6) for each of the four function
generators in a slice (A, B, C, and D).
Function generators can implement:
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 Any arbitrarily defined six-input Boolean function
 Two arbitrarily defined five-input Boolean functions, as long as these
two functions share common inputs
 Two arbitrarily defined Boolean functions of 3 and 2 inputs or less
In addition to the basic LUTs, slices contain three multiplexers. These
multiplexers are used to combine up to four function generators to provide
any function of seven or eight inputs in a slice.
Figure 1.10: SLICEM “B” LUT in FPGA Editor.
It is possible to see configuration mode (ROM, RAM, LUT, Distributed RAM, Shift Register,
etc.)
Storage Elements
There are eight storage elements per slice. Four can be configured as either
edge-triggered D-type flip-flops or level-sensitive latches. Additional four
storage elements can only be configured as edge-triggered D-type flip-flops.
Both types of storage element are visible in Figure 1.11
1.4.3 “IOB”
“IOBs” are tiles that are used to handle input/output from/to outside the
FPGA. Locations where signals cross the “Border” are called [I/O] PADs.
In some cases a device contains more IOB tiles than the number of die pins
used to convey signals to them, so it is possible to discriminate two types
of IOB: Bonded and Unbonded. The first type indicates IOBs that can
22
Figure 1.11: SLICE Storage Elements.
have an associated pin and can be used for input/output. Others IOB are
unbonded and they can be used as extra resources (e.g. flip flops).
Figure 1.12: IOB Primitive Site internal structure.
An IOB contains only an element (a site). Figure 1.12 shows its internal
structure. It is possible to see the PAD and two buffers. One buffer is an
input buffer, the other is an output buffer.
23
Chapter 2
XDL
Xilinx Design Language (XDL) is a proprietary language created by Xilinx
and used to describe in a human readable form the tiled structure of FPGAs
and the design implementations. Second case is the most important, because
ISE contains a tool that can convert implemented design from Native Circuit
Description (NCD) to XDL and vice versa. NCD is a proprietary file that
contains encrypted and compressed information on how FPGA resources are
used in the design, so it is very useful to have a way to read and write this file.
One reason why XDL is used is that it can be used to change conventional
Xilinx synthesis flow (Figure 2.1a) adding custom elaborations, like a new
packer, placer or router (Figure 2.1b)[4].
An example that use XDL is DHHarMa[5] that is a custom flow for
homogeneous hard macro generation. It uses both XDL capabilities: FPGA
description is used to create an internal compressed “image” of FPGA hard-
ware; the design description is manipulated applying homogeneous packer,
homogeneous placer and homogeneous router to obtain a homogeneous
design [6].
2.1 Report
The XDL description of an FPGA, commonly called report, is the result of
the command
xdl -report [-pips] [-all_conns] NAME_PART_FPGA [OUT_FILE]
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(a) Xilinx ISE Synthesis Flow.
(b) Custom Xilinx ISE Synthesis Flow.
Figure 2.1: Using XDL to change synthesis flow.
-pips will add routing resource information to the report file.
-all conns forces to write all information. From the help: Show all
connections to a tile wire regardless of the containing tile’s adjacency.
NAME PART FPGA indicates the FPGA and can be obtained using the
partgen tool.
The result file consists in two part:
 Tiles information
 Primitive sites definition
The first part gives information about tiles of the FPGA and therefore about
wires, physical connections between wires, PIPs and primitive sites inside
each tile. The second one instead describes elements that compose primitive
sites mentioned in the first part, together with their internal connections and
how they could be configured. This file has a hierarchical structure shown
in Figure 2.2. Each descendent in the hierarchy can be present in zero or
more instances.
The next paragraph gives a brief description of all elements in the hierarchy.
25
Figure 2.2: XDL Report Hierarchy.
First Part:
Tile stores information about name, coordinates in the FPGA and type.
Primitive Site stores information about name and type (used to access the
right primitive definition).
Pin-wire associates pin of primitive site to a wire of the tile.
PIP describes the Programmable Interconnection Point, the names of two
wire that can be connected, the direction of this connection and if the link
is buffered.
Wire stores the name of the wire.
Physical Connection describes the physical (fixed) connection to other
wires.
Second Part:
Primitive Definition define a type of primitive site.
Pin lists all pins of this type of primitive site.
Element describes internal hardware components.
Pin lists element’s pins, used inside a primitive site to access elements and
connect them together or to site pins.
Physical Connection describes connections between elements.
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2.2 Design
It is possible to convert the Xilinx “native circuit description” (NCD) to
XDL using the command:
xdl -ncd2xdl [-nopips] [-noformat] [-nw] NCD\_FILE [XDL\_FILE]
-nopips does not report activated pips.
-noformat does not format the report for readability (avoid useless new lines
and tabs).
-nw does not allow overwriting of an existing XDL file.
Although sharing common syntactic elements, a netlist and a resource
description in XDL completely differ in their structure.
XDL description has two main parts: an instance list and a net list. The
instance list lists used primitive sites (where mapped logic is implemented);
the net list lists nets that connect instance pins.
Each primitive site that is used must be instantiated explicitly. An instance
declaration has a unique name that can be used to refer to it and its pin. It
is possible to define an instance without indicating the FPGA resource used
(placement). If an instance is placed, XDL specifies Tile and Site where it
is placed. Each instantiation contains a configuration body that allows the
user to configure the primitive sites according to its type.
Instances are connected via nets. All nets must be declared with a unique
identifier. Each net has only one outpin that is the source of the net and
may have several inpins (destination of signal). Each outpin and each inpin
must be located on an instance. The routing from the outpin to inpins is
coded listing activated PIPs.1. Activated PIPs are pips that are configured
to connect wires together.
1It is also possible to completely omit pip statements in a net and only to declare an
outpin and inpins. Such a net is then fully unrouted
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Chapter 3
Vivado
The Vivado Design Suite gives customers a modern set of tools with full-
system programmability features that far surpass the capabilities of the
longtime flagship ISE Design Suite. To help customers transition smoothly,
Xilinx will continue to develop and support ISE indefinitely for those
targeting 7 series and older Xilinx FPGA technologies. Going forward, the
Vivado Design Suite will be the company’s flagship design environment,
supporting all 7 series and future devices from Xilinx [7]
Figure 3.1: Vivado.
Because Vivado is a new design environment, XDL was completely removed
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and any support to its files and to NCD was interrupted1. To compensate for
this removal Xilinx improved the TCL scripting side and provided commands
to interact with Vivado and designs. FPGA structure and design netlist are
stored in encrypted and compressed files and information can be accessed
as TCL objects through TCL commands (Figure 3.2). There are also
commands that interact with the GUI.
Figure 3.2: Vivado and FPGAs encrypted information.
Vivado can be launched in three modes:
 GUI mode
 TCL mode
 Batch mode
GUI mode is the standard mode and it launches the graphical interface
shown in Figure 3.1. GUI is almost a wrapper to TCL commands. It
also includes a TCL shell where it is possible to insert commands and see
1There is a command “write ncd”, but it was disabled
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commands executed by GUI.
TCL mode launches only a TCL shell. This mode is executed specifying
-mode tcl as argument when launching Vivado.
vivado -mode tcl
Batch mode launches a TCL shell and executes a script file specified as
argument. This mode is executed specifying -mode batch when launching
Vivado. It is also possible to pass arguments to that script writing them
after -tclargs.
vivado -mode batch [-tclargs arg1 arg2 ... argN]
3.1 TCL
TCL is a scripting language commonly used as interface for digital logic
software.
A TCL script is a list of command invocations, separated by newline or
semicolon. Every command is a sequence of words where the first one is the
name of the command to invocate, followed by its argument.
Each argument can be an immediate value, the value of a variable or the
result of another command.
There are two important mechanisms in TCL. The First one is called
“Variable substitution”: when the TCL interpreter encounters a word
preceded by “$” (e.g. “$varName” or “$varName”) it assumes that the word
is a variable and substitutes that word, inclusive of the dollar sign, with the
variable value.
The Second one is called “Command substitution”: it is possible to use
square bracket to embrace a command with its argument, e.g.
[command arg1 arg2]
The interpreter executes the command and then replaces it with the result.
It is also possible to nest square brackets, e.g.
[command arg1 [command2 arg] arg3]
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As explained before, arguments are separated by spaces. It is possible to
specify a single argument that includes spaces (or other special characters)
inserting that string inside double quotes or {}.
In the first case (double-quote), command substitution, variable substitu-
tion, and backslash substitution are performed on the characters between
the quotes. Double-quotes are not retained as part of the argument.
In the second case no substitutions are performed on the characters between
the braces except for backslash-newline substitutions. Argument will consist
of exactly the characters between the outer braces, not including the braces
themselves. It is possible to nest braces.
Braces are very useful because they avoid substitutions. In commands like
[for ] or [while] you have to write a condition. If you don’t use braces, the
condition is evaluated before calling the command (e.g. variable substitution
is performed for variables) and the result will be the same all the time. If you
use braces, the condition is not evaluated before the call but it is evaluated
on every loop (e.g. variables are not substituted immediately and variable
substitutions are performed on every loop with the current value).
3.1.1 Vivado Objects[8]
TCL commands in the Vivado Design Suite provide direct access to object
models for netlist, devices, and projects. These objects are first-class, which
means they are more than just a string representation, and they can be
operated on and queried. There are a few exceptions to this rule, but
generally most of the things can be queried as objects, and these objects
have properties that can be queried and they have relationships that allow
you to get other objects.
Property names are unique for any given object type. To query a specific
property for an object, the following command is provided:
Listing 3.1: Example of getting property in Vivado
get_property PROPERTY_NAME OBJECT
To discover all of the available properties for a given object type, use the
“report property” command. Some properties are read-only and some are
user-settable through the “set property” command.
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All first class objects can be queried by a get objecttype TCL command
that generally has the following syntax:
get object type pattern
Those commands return a list of objects, matching the pattern, that are of
the type required. If patterns are not specified, those commands return a list
of all objects of the same type. There are three common kinds of patterns,
which can be combined together:
1. specifying the name of the object that is searched as a simple string,
e.g. “get tiles CLBLL L X0Y1”;
2. specifying the objects that have a relationship with the ones that are
searched.
3. specifying filters on properties of the objects that are searched.
In the second case it is possible to specify a list after the keyword -of objects.
Listing 3.2 shows how to get all sites inside a tile called “CLBL L X0Y0”.
Listing 3.2: Example of the use of “-of objects”
get_sites -of_objects [get_tiles CLBL\_L\_X0Y0]
Filtering is obtained through the keyword filter followed by an expression,
such as shown in Listing 3.5. In that case filtering is based on the property
“TYPE”.
Listing 3.3: Example of filtering in Vivado
get_sites -filter {TYPE == SLICEL}
To do more elaborate string filtering, use the = operator to do string pattern
matching. For example, to query all “CLB” tiles do the following:
Listing 3.4: Second example of filtering in Vivado
get_tiles -filter "NAME =~ CLB*"
Multiple filter properties can be combined with other property filters with
logical OR (||) and AND (&&) operators to make very powerful searches.
To query every “CLB” that is on the fifth row of FPGA:
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Listing 3.5: Third example of filtering in Vivado
get_tiles -filter {NAME =~ CLB* && ROW == 5"
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Chapter 4
Viv2XDL
Viv2XDL is the final result of this thesis and it is a tool suite that aims
to be a substitute of XDL. It is composed of two parts, one that creates a
report files and another that converts an implemented design to an XDL
compatible file. Both parts are TCL scripts which have to be executed in
Vivado batch mode.
4.1 Report
This tool aims to replicate XDL functionality to write FPGA reports.
The first step was to analyse the XDL format, because there is lack of
documentation and most documents are written using reverse engineering
on XDL files.
4.1.1 Analysis of XDL
The first thing to analyse is that XDL allows comments in the reports.
They are single-line comments and start with a sequence of two characters
“# ” (sharp followed by space, as shown in Listing 4.1). This kind of
comments make a bit harder to use automatic parser generator because
space is usually a token separator, also in this case. Furthermore XDL uses
the single character sharp in the primitive definitions part of the report to
specify configuration options for the primitive sites, making impossible to
use the single character sharp as workaround. An EBNF grammar for XDL
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report files can be found in Appendix B.1.
Header
All the report is enclosed in a parentheses group, and parentheses are also
used to enclose new items of the descriptions, such as new tile, new pin,
etc. Inside the main parentheses, first item is a header which starts with
the keyword xdl resource report followed by a version number of XDL (e.g.
v1.3 ), the FPGA identifier (the part name) and the FPGA family. Only
two items are essential in the header: the keyword and the part name. The
version number is used only to be sure that the report was created with
the same tool version, but when the tool tries to convert XDL to NCD it is
ignored and it shows only a warning message. Listing 4.1 shows the header.
It is also possible to see that the first character before the header is the left
parenthesis which encloses all report.
Listing 4.1: XDL Report Header
# =======================================================
# XDL REPORT MODE $Revision: 1.8 $
# time: Fri Aug 01 13:43:56 2014
# cmd: D:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\xdl.exe -report -pips -all_conns xc7a8
# =======================================================
(xdl_resource_report v0.2 xc7a8csg324-3 Artix7
# **************************************************************************
# * *
# * Tile Resources *
# * *
# **************************************************************************
Tiles
After the header there is the first part of the report which describes the tiled
structure of FPGA. It starts with keyword tiles which groups all FPGA tiles.
It is followed by the dimension of tile matrix, specifying the number of rows
and columns.
Each tile is defined by keyword tile (without ’s’). Then location in the
matrix is specified, through a pair of row and column, followed by the name
of the tile, its type and the number of primitive sites inside it. Listing 4.2
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shows a tile of type “CLB LL L” called “CLBLL L X14Y98” and located in
the 2nd row and in 49th column, which has two primitive sites.
Listing 4.2: Example of tile in XDL Report
tile 2 49 CLBLL_L_X14Y98 CLBLL_L 2
After this information the tile may contain a list of primitive sites, a list of
PIPs and a list of wires.
Each primitive site is specified by keyword primitive site followed by its
name and type. Then it is specified if the primitive site is bonded, unbonded
or internal1 and after that there is the number of pins connected to
wires (pinwires). Listing 4.3 is an example of primitive site that has
“SLICE X17Y98” as name and is of type “SLICEL”. It is not an “IOB”, so
it is internal. In the example, the site has 45 pinwires.
Listing 4.3: Example of tile in XDL Report
primitive_site SLICE_X17Y98 SLICEL internal 45
Pinwires are specified by keyword pinwire followed by the name of the pin in
the primitive site, the direction of that pin (input or output) and the names
of wires which are connected to that pin. Listing 4.4 shows the definition of
an input pinwire called “A1” that is “CLBLL L A1”
Listing 4.4: Example of pinwire in XDL Report
pinwire A1 input CLBLL_L_A1
Each wire starts with the keyword wire followed by its name and the
number of its connections. For each connection there is an element specified
by keyword conn followed by a pair that identifies another wire (name
of the tile where wire is defined and wire name). Listing 4.6 declares a
wire called “CLBLL BYP0” connected directly to one other wire, which
is the “BYP L0” defined in the tile “INT L X14Y99”. It also shows the
surrounding parentheses.
Listing 4.5: Example of wire and connection in XDL Report
(wire CLBLL_BYP0 1
(conn INT_L_X14Y99 BYP_L0)
1bonded or unbonded are for IOB primitive site (see Section 1.4.3)
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)PIPs is a simple list where each element is specified by keyword pip. After
the keyword there are four items (except in a case explained later), in the
following order: tile where PIP is present (usually current tile), first wire,
PIP direction and second wire. Both wires must be specified in the same tile,
which was the one just indicated. A particular mention to the PIP direction
should be made. It indicates the direction of signal conveyed through the two
wires and if the connection made by the PIP is buffered. This information
is given by an ASCII representation of arrows:
 -> for unidirectional connection, from first wire to second wire
 =- for bidirectional connection
Listing 4.7 shows a standard PIP declaration. “CLBLL BYP0” and
“CLBLL L AX” are the names of wires, which are in tile “CLBLL L X14Y99”.
Listing 4.6: Example of PIP in XDL Report
pip CLBLL_L_X14Y99 CLBLL_BYP0 -> CLBLL_L_AX
The only exception in the PIP format is when a route-through is defined. As
explained in Section 2.2 each net in the design must contains only one source
signal (inpin), because it is impossible to drive same wire with different
signals, but it is possible that a signal has the same source inside a site but
it goes outside the site through two different pins, such as pins “A” and
“AMUX” shown in Figure 4.1.
In this case, if you want to use the same net to connect both pins, XDL
needs to implement an exception system to accept it, so Xilinx introduced
the concept of “route-through”. It defines a fake PIP, which connects one
pin to the other, and a fake element inside the site. This last one will be
explained later, because it is part of the primitive definition. About the fake
PIP, it has an additional information, which is enclosed in parentheses, that
follows the standard ones: the name of the fake element inside site and the
type of that site. For the example in Figure 4.1, PIP is
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Figure 4.1: Route-through example.
Listing 4.7: Example of routethrough
pip CLBLL_R_X1Y99 CLBLL_LL_A -> CLBLL_LL_AMUX ( ROUTETHROUGH-A-AMUX SLICEL)
ROUTETHROUGH-A-AMUX is the name of the fake element (shown
in Listing 4.17) present in sites of type SLICEL.2
Listing 4.8: XDL report tiles[4]
# dimension
(tiles 73 62
# configurable logic block with two slices
(tile 4 6 CLEXL_X1Y61 CLEXL 2
(primitive_site SLICE_X0Y61 SLICEL internal 45
(pinwire A1 input L_A1)
...
)
(primitive_site SLICE_X1Y61 SLICEX internal 43
(pinwire D output XX_D)
...
)
...
# interconnect tile
(tile 4 5 INT_X1Y61 INT 1
...
(wire EE2B0 2
(conn CLEXM_X2Y61 CLEXM_EE2M0)
(conn INT_BRAM_X3Y61 EE2E0)
)
...
# switch matrix multiplexers
2CLBLL R X1Y99 is the name of tile; CLBLL LL A and CLBLL LL AMUX are names
of the wires
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(pip INT_X1Y61 EE2E0 -> EE2B0)
(pip INT_X1Y61 EE4E0 -> EE2B0)
(pip INT_X1Y61 EL1E_S0 -> LOGICIN_B9)
...
)
...
)
Each primitive site ends with a summary as in Listing 4.9. It is specified by
keyword tile summary followed by the name of the tile and the name of the
site. Then the number of all pinwires, all wires and all PIPs that are inside
the tile are indicated.
Listing 4.9: XDL tile summary
tile_summary T_TERM_INT_X4Y104 T_TERM_INT 0 102 0
Primitive Definitions
The primitive definitions section defines all primitive site types used in the
tiles part. It describes the internal structure of sites, the internal elements,
configuration options for that element and internal connections. This section
is specified by keyword primitive defs and the number of all different types.
Each type of primitive site is defined by keyword primitive def, followed
by type of primitive site, the number of pins and the number of elements
composing that primitive site. Listing 4.10 define a SLICEL site containing
forty-five pin and one hundred forty elements.
Listing 4.10: Example of primitive definition in XDL Report
primitive_def SLICEL 45 140
Pins of a primitive site are particular elements of the site, which can be
accessed from outside. An element is also defined as pin using the keyword
pin followed by a name that will be the name visible from the outside of the
pin, the name of the element that will be the pin and the direction of that
pin (input or output). Listing 4.11 makes the element “A1” as inpin called
“A1”. Furthermore in Listing 4.18 three pins and the corresponding three
elements are shown.
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Listing 4.11: Example of pin definition in XDL Report
pin A1 A1 input
Elements are the main components of primitive sites and are specified by
keyword element followed by its name and number of internal pins, which
are visible only inside the site. Elements that are also defined as pins must
have only one internal pin. Each element can contain a list of internal pins,
a list of physical connections between element pins and, if the element can
be configured, a list of configuration options. Listing 4.12 is an example of
element declaration, which is called “D6LUT” and has seven internal pins.
Listing 4.12: Example of element definition in XDL Report
element D6LUT 7
Pins are specified by keyword pin followed by its name and direction. For
elements that are also site pin, this direction is the opposite of the direction
of site pin, because if a pin is an input one from outside, the signal must
enter to this element and then must exit from this element to the other
elements in the site. So internal pin must be an output one, as shown in
Listing 4.16. Physical connections are defined by keyword conn. Then there
are two pairs that identify source pin and destination pin separated by an
ASCII arrow. Each pair is defined by the name of the element and the name
of the pin. Direction of the arrow identifies what pin is the source and what
pin is the destination.
There are two arrows:
 ==>
 <==
Listing 4.13 defines a internal pin
Listing 4.13: Example of internal pin definition in XDL Report
pin A1 input
Configuration options are defined by keyword cfg. Then a list of all options
that are selectable is specified. Options can be of three different format:
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 NAME, which means that if you want to activate this option you have
to specify the keyword NAME in the configuration;
 <eqn>, which means that you have to write an equations (e.g.
O6=A1);
 NAME:<eqn>, which means that you have to use this keyword adding
an equation (e.g. #LUT:<eqn>becomes #LUT:O6=A1)
Equations are usually used to specify initialization values and logic functions.
As example for LUTs truth tables, RAMs and flip flops initial values.
Listing 4.14 defines configuration options for a “SLICEM”. Furthermore
Listing 4.18 shows the first type of configuration options.
Listing 4.14: Example of configuration options in XDL Report
cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>
Based on PIPs, connections and configuration options, it is possible to
identify four type of elements:
1. Normal elements
2. Configuration elements
3. PIP elements
4. Route-through elements
Normal elements are classical elements which represent hardware that
composes a site. They have one or more PIPs, usually at least one
configuration group, and at least one connection.
Configuration elements are particular elements which are introduced to
give the possibility to configure a site. They do not have any connections
and PIPs. Listing 4.15 show an example of configuration element.
Listing 4.15: Example of configuration element
(element SYNC_ATTR 0
(cfg SYNC ASYNC)
)
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Pin elements are elements which are used to define pins. As explained
before, they have only one pin, at least one connection, but they do not have
any configuration options. Listing 4.16 shows an example of pin element.
Listing 4.16: Example of pin element
(pin A1 A1 input)
...
(element A1 1
(pin A1 output)
(conn A1 A1 ==> A6LUT A1)
(conn A1 A1 ==> A5LUT A1)
)
Route-through elements are fake elements which contain only two or
more PIPs and are used for the route-through workaround. Listing 4.17
shows a fake element for route-through. Involved pins are “A” and
“AMUX”.
Listing 4.17: Example of route-through element
(element _ROUTETHROUGH-A-AMUX 2
(pin A input)
(pin AMUX output)
)
Listing 4.18 shows an example of all primitive definition and their contents.
Listing 4.18: Example of primitive definition.
(primitive_defs 82
...
(primitive_def BSCAN 11 14
(pin CAPTURE CAPTURE output)
(pin DRCK DRCK output)
(pin RESET RESET output)
...
(element DISABLE_JTAG 0
(cfg FALSE TRUE)
)
(element JTAG_CHAIN 0
(cfg 1 2 3 4)
)
(element CAPTURE 1
(pin CAPTURE input)
(conn CAPTURE CAPTURE <== BSCAN CAPTURE)
)
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(element DRCK 1
(pin DRCK input)
(conn DRCK DRCK <== BSCAN DRCK)
)
(element RESET 1
(pin RESET input)
(conn RESET RESET <== BSCAN RESET)
)
...
(element BSCAN 11 # BEL
(pin CAPTURE output)
(pin DRCK output)
(pin RESET output)
(pin RUNTEST output)
...
(conn BSCAN CAPTURE ==> CAPTURE CAPTURE)
(conn BSCAN DRCK ==> DRCK DRCK)
(conn BSCAN RESET ==> RESET RESET)
(conn BSCAN RUNTEST ==> RUNTEST RUNTEST)
...
)
)
...
)
Summary
Summary ends the reports and it contains a list of comma separated key-
value pairs that summarise total number of tiles, total number of primitive
sites inside tiles, total number of type of site (primitive definitions), total
number of pins and PIPs. The summary section is specified by keyword
summary. An example of that section is in Listing 4.19
Listing 4.19: Example of report summary.
# **************************************************************************
# * *
# * Summary *
# * *
# **************************************************************************
(summary tiles=6930 sites=5763 sitedefs=82 numpins=186650 numpips=7801604)
)
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4.1.2 Analysis of TCL commands
The Tool Command Language (TCL) is the scripting language integrated
in the Vivado tool environment. TCL lets you perform interactive queries
to design tools in addition to executing automated scripts. The following
sections describe the structure of TCL objects that Vivado uses to answer
query and how to obtain the same information as in XDL.
Vivado leaves unaltered many concepts that are already present in XDL, so
many things like tiles, pins, PIPs, etc. are essentially the same and therefore
there is a TCL object to describe each of them and a TCL command to
obtain that object.
Objects
The objects that exist in Vivado about FPGAs structure are:
 Tile
 Site
 Site Pin
 PIP
 Wire
 Node
 Package Pin
 Site PIP3
 Bel3
 Bel pin3
All objects types, except Node and Package pin, have a direct correspon-
dence with the XDL elements. Node, instead, represents a set of wires
that are connected together and they may be connect two or many (site)
pins. Package pin is used for “IOB” and gives the name of package pin for
3Those objects are for primitive definitions, which are not implemented in this work.
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bonded IOB4.
The commands to obtain the previously mentioned objects are the following:
 get tiles accesses Tile objects.
 get sites accesses Site objects.
 get site pins accesses Site Pin objects.
 get pips accesses PIP objects.
 get wires accesses Wire objects.
 get nodes accesses Node objects.
All these commands, if executed without any patterns, return all objects
of the same type present in the FPGA. Figure 4.2 shows the relationships
between the objects that can be used for the “-of objects” pattern. As an
example it is possible to get PIPs from Tiles.
Properties
This section will explain the main properties of the objects, useful to obtain
information on FPGA structure.
Tile objects:
Table 4.1: Properties of Tile objects (Report)
Name Type Description
NAME string Name of the tile
TYPE string Type of the tile
ROW int Row location in the FPGA matrix
COL int Column location in the FPGA matrix
NUM SITES true Number of primitive sites inside the tile. Some
sites are not accessible by TCL commands
because they are for vendor internal use[12], but
this number is comprehensive of them.
4Bonded IOBs have a pin that for input/output from outside the FPGAs, as previously
written Section 1.4.3
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Figure 4.2: Objects relationships in Vivado (Report).
Site objects:
Table 4.2: Properties of Site objects (Report)
Name Type Description
NAME string Name of the site
SITE TYPE enum/string Type of the site
IS PAD bool If true, site is for input/output
IS BONDED bool Specifies if site (IOB) is bonded or
unbonded
NUM pinS int Number of pins of the site
46
Site pin objects:
Table 4.3: Properties of Site pin objects (Report)
Name Type Description
NAME string Name of the pin. It is composed of two parts separated
by a slash: the name of the site which has that pin and
the pin name, e.g. “SLICE X1Y199/A1”
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PIP objects:
Table 4.4: Properties of PIP objects (Report)
Name Type Description
NAME string Name of the PIP.
TILE string Name of the tile where the PIP is present
IS DIRECTIONAL bool Specifies if the PIP is unidirectional (true)
or bidirectional (false)
IS BUFFERED 2 1 bool If true, the PIP is buffered from the
first wire to the second wire. If PIP is
bidirectional that property is always true
IS BUFFERED 2 0 bool If true, PIP is buffered, but from the
second wire to the first wire. If PIP is
directional that property is always false.
If PIP is bidirectional that property is
always true
IS EXCLUDED bool Unknown means, but if it is true, the PIP
cannot be used for routing
IS PSEUDO bool If true it specifies that the pin is not a
hardware pin, but it represents a possible
indirect (buffered) connection between
wires. For examples two wires are not
really connected together, but there is
a site that has one wire connected to
an input pin and another wire connected
to an output pin; internally the site is
internally built in a way that it is possible
to “transmit” signal from the input wire
to the second one
IS SITE PIP bool If true, it specifies that PIP is inside a site
and is used for internal site structure
IS TEST PIP bool If true, this PIP is not usable by designer,
but it is used only by vendor
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The PIP name is composed of name of the tile where the PIP is present,
the type of the tile followed by a dot and the name of two wires that are
connected together (separated by an ASCII arrow, which identifies the kind
of PIP).
As example
CLBLL L X2Y199/CLBLL L.CLBLL BYP0->CLBLL L AX
Furthermore there are three type of arrows in the name:
 -> which is directional and not buffered;
 ->> which is directional and buffered;
 <<->> which is bidirectional and buffered.
Wire objects:
Table 4.5: Properties of Wire objects (Report)
Name Type Description
NAME string Name of the wire. It is composed of two
parts, separated by slash: the name of the
tile where wire is present and its name, e.g.
“CLBLL L X2Y199/CLBLL BYP0”
TILE NAME string Name of the tile which contains that wire
IS CONNECTED bool If false, wire is not connected to anything
NUM PIPS int Number of PIPs connected to that wire
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Node objects:
Table 4.6: Properties of Node objects (Report)
Name Type Description
NUM WIRES string Number of wires that compose the node
PIN WIRE int Specifies if node is a pinwire. If it is equal to
65535, it means it is not a pinwire, otherwise
the number defines the type of pinwire. See
also IS PIN.
IS PIN bool If true, node is a pinwire.
IS INPUT PIN bool If true, node is an input pinwire. If node is
not a pinwire, this value is always false
IS OUTPUT PIN bool If true, node is an output pinwire. If node
is not a pinwire, this value is always false
Package Pin objects:
Table 4.7: Properties of Package Pin objects (Report)
Name Type Description
NAME string Name of the package pin
4.1.3 Using TCL to get XDL information
This section explains how to use TCL commands and object properties to
extract the same information that are present in XDL.
Tiles
Command “get tiles” gives a list of all tiles in the FPGA, but those tiles
are not sorted. To access them faster, Viv2XDL creates a matrix and stores
tile objects in that matrix based on “ROW” and “COLUMN” properties.
Direct information items that are needed for each tile are the position,
obtainable by “ROW” and “COLUMN” properties; name and type that are
stored respectively in “NAME” and “TYPE” properties and the number
of primitive sites. It is not possible to access directly to the number of
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the primitive site, because the property “NUM SITES” counts also some
inaccessible sites. Those sites are present in XDL files, but they are in any
case not usable by designer, so they could be removed. To get all sites
inside a tile it is possible to use command “get sites -of object TILE”. The
returned list contains only accessible sites, so it is possible to use the length
of that list to obtain the real number of primitive sites inside the specified
tile. For the site it is necessary to know site name, type and if the site is
internal, bonded or unbonded and the number of pinwires. About site name,
XDL uses package pin instead of the real name for i/o sites, so it necessary
to know if the site has package pin or not. There are two way to do it:
the first one is to use the property “IS BONDED” and then, if the result
was true, query for package pin and its name; the second way is to query
directly for the package pin name and use it if it was not an empty string.
Next information to get is if the site is internal, bonded or unbonded. It is
possible to combine “IS PAD”, which specifies if the site is for input/output,
and “IS BONDED” property.
Valid combinations are:
IS PAD IS BONDED
False always False internal
True False unbonded
True True bonded
The type of the site is stored in the “SITE TYPE” property, so it is directly
accessible. The last information is the number of pinwires. In this case
it is not possible to use the “NUM PINS” because not all pins are used
and connected to the rest of the FPGA. Furthermore also the pins that are
connected to wires, may be linked to wires that are disconnected from the
rest of the world (phantom wires), so they are useless and can be removed.
Using the command “get site pins -of objects SITE” it is possible to get all
pins of the specified site. About pins that are not connected, they do not
have any associated wire (and therefore node) so the commands “get nodes
-of objects PIN” returns an empty list. Otherwise the pin is connected, but
may be connected to a phantom wire.
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Pin is connected to a phantom wire in two cases:
 Node does not contain any wire (it is an empty node);
 Node contains only one wire and this wire is not connected to any PIP
(antenna).
It is possible to get the wires that compose a node through the command
“get wires -quiet -verbose -of objects NODE”. The first case can be checked
if the command returns an empty list. The second case, instead, can be
checked using the wire property “NUM PIPS” or using the length of the list
returned by command “get pips -of objects WIRE”. After removing useless
pins, it is possible to translate them as XDL requires. Necessary information
are the names of the pin and connected wire and its direction. The pin
name is directly accessible elaborating “NAME” property. That property is
composed by two parts separated by a slash: name of the site where pin is
present and the name of pin, which should be used. The direction can be
obtained by direct translation of the “DIRECTION” property: “IN” become
“input” and “OUT” become “output”.
Tiles contain also a list of PIPs, which can be obtained executing command
“get pips -of objects TILE”. However not all PIPs are valid, that is usable
PIPs for routing, so it is better to remove as many useless PIPS as
possible. PIPs that have “IS EXCLUDED” or “IS TEST” equal to true
are not valid PIPs. For each valid PIP there are four items that XDL
needs: name of tile where PIP is present, name of the wires which
the PIP connects and the direction of the connection (translated as an
ASCII arrow). The name of tile is directly accessible through the “TILE”
property. Wires can be obtained querying wires using the command
“get wires -of objects PIP”. The direction information can be obtained with
“IS BUFFERED 2 0”, “IS BUFFERED 2 1” and “IS DIRECTIONAL”:
Table 4.8: PIP properties to XDL direction arrow
IS DIRECTIONAL IS BUFFERD 2 1 IS BUFFERED 2 0
True False Always False ->
True True Always False ->
False Always True Always True =-
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A list of wires inside the tile can be obtained using the command “get wires
-of objects TILE”. That list contains also phantom wires so if PIPs which
are connected to them were removed, also those phantom wires need to be
removed, otherwise XDL reports are incomplete because some wires used in
PIPs are not defined. A partial list of phantom wires can be created adding
each element while analysing invalid pins, but that list is not complete
because some wires may have become phantom if invalid PIPs were removed
during PIPs analysis. Possibly excluding phantom wires, information items
necessary for a wire are its name and number of connection. The wire name
is stored in “NAME” property, but it is necessary to remove the first part
of the name, which is the tile name, and the slash separator. Connections
can be obtained through the command “get wires -of object NODE -filter
”NAME != WIRE”, where NODE is the result of “get nodes -of objects
WIRE”. The last commands return a list of all nodes where the wire in
analysis is present: nodes represent a path composed of wires, so wires in
same node need to be connected in some way. “get wires” return all wires
present in all nodes, and therefore connected to the wire in analysis5. The
length of the returned list is the number of connections of the wire. For
each connected wire the information items to save are the name of the tile
where the connected wire is present and its name. The tile name can be
obtained executing the command “get tiles -of object CONN WIRE” and
accessing the property “NAME” of the result. The name of the connected
wire is directly accessible removing first part and slash from its “NAME”
property.
4.2 Design
This tools aim to translate designs from Vivado projects and checkpoints to
XDL compatible files and vice versa. This works focus only on the conversion
to XDL. The first step was to analyse the XDL format, which is made easier
by the presence of documentations.
5Filter excludes the wire which are in analysis.
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4.2.1 Analysis of XDL[5]
An XDL netlist description is thus the human readable counterpart of the
binary ncd-format. These two netlist formats describe an implementation
after technology mapping of a design to the FPGA primitives (e.g., slices).
Depending on whether place and route has been performed, the netlists can
include placement information of primitives as well as the exact routing
in terms of switch matrix settings. Although sharing common syntactic
elements, a netlist and a resource description in XDL completely differ in
their structure.
The netlist description starts with a header, specified by keyword “design”,
that introduces the design name and the target device followed by body of
the design. An example of header is shown in Listing 4.20.
Listing 4.20: XDL Design Header
design "DESIGNNAME.ncd" xc6slx16cpg196-2 v3.2 ;
A design is formed by one ore more modules, which are declared in the XDL.
Modules allow users to define a complex function which will be instantiated
multiple times within the design. Each module starts with the keyword
“module” followed by its name and an optional information which specifies
an anchor, and ends with the keyword “endmodule” followed by the name
of the module. If a design contains only one module its declaration in XDL
through “module”/“endmodule” is optional. Furthermore, it is important
to know that users can instantiate modules upon defining XDL, but modules
will be expanded (flattened) when xdl is generated via “xdl -ncd2xdl”, so
each XDL written by that command contains only one module[10]. For this
reasons this document does not consider multiple modules and then their
use/instantiation. The body of the module comprises
1. ports
2. instances
3. nets
Listing 4.21 shows an example of an XDL design file.
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Listing 4.21: Spartan-6 bus macro implementation in XDL
design "S6BusMacro.ncd" xc6slx16cpg196-2 v3.2 ;
module "S6BM", "left" cfg "_ SYSTEM_MACRO ::FALSE ";
# I/O ports
port "LI(0)" "left" "D1";
port "LI(1)" "left" "A1";
...
# component instantiations
inst "left" SLICEX ,placed CLEXM_X8Y33 SLICE_X11Y33,
cfg "A6LUT:left.A6LUT:#LUT:O6=A1 AFFMUX ::AX
AUSED ::0 AFFSRINIT :: SRINIT0 AFF:left.AFF:#FF
...
D6LUT:left.D6LUT:#LUT:O6=A1 DFFMUX ::DX
DUSED ::0 DFFSRINIT :: SRINIT0 DFF:left.DFF:#FF
SRUSED ::0 SYNC_ATTR::SYNC CLKINV ::CLK ";
inst "right" SLICEX ,placed CLEXL_X9Y33 SLICE_X13Y33,
cfg "A6LUT:right.A6LUT:#LUT:O6=A1 ... ";
# dummy nets for I/O pins
net "LI(0)", inpin "left" "D1", ;
...
# nets between left and right slice
net "l2r_0" ,
outpin "left" D , inpin "right" AX ,
pip CLEXL_X9Y33 CLEXL_LOGICIN_B6 -> XX_AX ,
pip CLEXM_X8Y33 X_D -> CLEXM_LOGICOUT9 ,
pip INT_X8Y33 LOGICOUT9 -> ER1B0 ,
pip INT_X9Y33 ER1E0 -> LOGICIN_B6 , ;
...
endmodule "S6BM" ;
The ports section contains a list of module ports, which are used to connect
modules. Each of them are declared by keyword “port” followed by the
name of the port and a pair that identifies where the port is located. That
port is defined by the name of the instance in the design and the name of
pin of that instance.
Listing 4.22: XDL Design Port definition
port "LI(0)" "left" "D1";
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Listing 4.21 defines a port called “LI(0)” which is the pin “D1” of the
instance “left”. Note that we do not specify in the XDL file of the design
whether the port is an input or an output port, instead the direction of the
port is implicitly given by the port itself. As an example, in the primitive
definitions section of the XDL report the ports A1 and D1 are both declared
as input ports, consequently A1 and D1 are input ports of the module.
The next part is composed of a list of instances. XDL functionalities
are inside sites, so they are the ones which must be instantiated. Site
instantiation starts with an “instance” (or “inst”) keyword, followed by
the name of the instance, the name of the site which is instantiated
and placement information. After placement information there is the site
configuration (see primitive definition configuration on the XDL report). If
a site instance is placed, the placement information consist on the keyword
“placed” followed by the names of the tile and site where instance is placed.
Otherwise the placement information is composed by keyword “unplaced”.
If sites are IOB, the “unplaced” keyword can be followed by “bonded”
or “unbonded”, which can be used to designate whether the PAD of an
unplaced IO is bonded out. If neither keyword is specified, bonded is
assumed. Listing 4.23 shows all possibilities.
Listing 4.23: Syntax of design instance definitions
# generic syntax for placed site
instance <name > <sitedef >, placed <tile > <site >, cfg <string > ;
# generic syntax for unplaced sit, which are not IOB
instance <name > <sitedef >, unplaced , cfg <string > ;
# example of IOB unplaced instance
instance <name > <sitedef >, placed <tile > <site >, cfg <string > ;
instance IO1 IOB , unplaced ; # This will be bonded
instance IO1 IOB , unplaced bonded ; # This will be bonded
instance IO1 IOB , unplaced unbonded ; # This will be unbonded
Instance configurations are sequences of strings separated by space and
depends on the type of site, because each element of the sequence must
be in accordance of the configuration to element inside site. The possible
configurations of each site can be retrieved through primitive definition
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section of XDL report.
Instances are connected via nets, that is the last part of a module. Each
net is declared with the keyword “net” followed by an identifier. Each net
has one outpin and may have several inpins. Each outpin and each inpin
is declared by keyword “outpin” or “inpin” and is followed by a pair that
identifies the site pin where the net is connected. This pair is composed of
the name of the instance where the pin is located and the name of the pin.
inpin "left" A1
outpin "left" D1
The routing from the outpin to the inpins is coded with PIPs. Note that
it is also possible to completely omit pip statements in a net and just to
declare an outpin and inpins. Such a net is then fully unrouted. PIPs are
defined exactly as in the report: keyword “pip“ followed by the name of
the tile where is present the PIP, the first wire, the PIP direction and the
second wire.
4.2.2 Analysis of TCL commands
The Tool Command Language (TCL) is the scripting language integrated
in the Vivado tool environment. TCL lets you perform interactive queries
to design tools in addition to executing automated scripts. The following
sections describe the structure of TCL objects that Vivado uses to answer
to query and how to obtain the same information as in XDL.
Objects
The objects that exist in Vivado about FPGAs design are:
 Port
 Cell
 Net
 Pin
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In addition to those objects, others, which are already mentioned in
Section 4.1.2 on Page 44, are also useful to convert Vivado projects to the
XDL files:
 Site
 Wire
 Node
 Site Pin
 Site PIP
Commands to obtain previously mentioned objects are the following:
 get ports accesses Port objects.
 get cells accesses Cell objects.
 get nets accesses PIP objects.
 get pins accesses Pin objects.
 get site pins accesses Site Pin objects.
 get site pips accesses Site PIP objects.
Figure 4.3 shows relationships between those objects that it is possible to
use for the “-of objects” pattern.
Properties
This section will explain the main properties of the objects, which are useful
to obtain information on designs.
Port objects:
Table 4.9: Properties of Port objects (Design)
Name Type Description
NAME string Name of the port
LOC Site Name of the site where the port is defined.
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Figure 4.3: Objects relationships in Vivado (Design).
Cell objects:
Table 4.10: Properties of Cell objects (Design)
Name Type Description
NAME string Name of the cell
REF NAME string Type of the cell
IS PRIMITIVE bool Specifies if the cell represent primitive hw
functionalities or if it is user defined
STATUS enum Specifies if cell is “PLACED” or “UN-
PLACED”
LOC Site Site where cell is placed
BEL string Specifies element where the cell is placed inside
the site (Bel)
Cells can be of different types, because they represent different functionali-
ties of the FPGA hardware, so each type has specific properties:
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LUT objects:
Table 4.11: Properties of LUT (Cell) objects (Design)
Name Type Description
INIT hex Hexadecimal representation of the truth table.
Following an example of how the hexadecimal representation of the truth
table is calculated.
LUT truth table:
I2 I1 I0 XOR
0 0 0 0
0 0 1 1
0 1 0 1
0 1 1 0
1 0 0 1
1 0 1 0
1 1 0 0
1 1 1 1
Bit conversion: “10010110” -> 0x96 -> INIT = 8’h96
LATCH/FLIP FLOP objects:
Table 4.12: Properties of LATCH/FLIP FLOP (Cell) objects (Design)
Name Type Description
INIT hex Hexadecimal representation of the initial value setted
when the device is turned on (1’h0 or 1’h1)
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Net objects:
Table 4.13: Properties of Net objects (Design)
Name Type Description
NAME string Name of the net
TYPE string Specifies the type of the net. The
most important values are “SIGNAL”,
“POWER” and “GROUND”.
ROUTE STATUS string Specifies the routing status of the net.
Most important values are “ROUTED”,
“NOLOADS”, “UNROUTED” and “INTR-
ASITE”. Intrasite net are used by Vivado to
connect elements inside a site. See [8] to get
more details.
Pin objects:
Table 4.14: Properties of Pin objects (Design)
Name Type Description
REF NAME string Type of the cell that has that pin
REF PIN NAME string Name of the pin
BEL Pin objects:
Table 4.15: Properties of BEL Pin objects (Design)
Name Type Description
REF NAME string Type of the cell that has that pin
REF PIN NAME string Name of the pin
DIRECTION enum Direction of the pin (IN or OUT)
4.2.3 Using TCL to get XDL information
The first concept to analyse is that XDL is “site” based, instead Vivado is
“cell” based. This means that XDL files instantiate sites and configures their
internal components (called BELs), instead Vivado instantiated cells, which
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represent functionalities, and places them on BELs. A consequence of this
different behaviour is that it will be impossible to have unplaced instance on
generated XDL, because unplaced cell can be placed on different site, which
means that it is not possible to define XDL instance if cell are not placed,
that is it is possible to define only placed XDL instance6. So the first step
to do is to group all cells according to their site location. This information
can be obtained by property “LOC” of a cell. If it is an empty string, it
means that the cell is not placed. Note that there are some cells that are not
placeable. Two of the most important are VCC and GND, which are used
to connect some nets to power or ground, but without specifying exactly
sources. Real connection to power or ground sources on FPGA is left to the
router.
Each group represents a used (and placed) site, so it also represents an XDL
instance. It is possible to choose any name for the instance, but the easiest
way is to choose the name of the site itself. The last thing to retrieve are
instance configurations.
They can be divided in two groups:
 routing configurations
 functional configurations
The routing configurations, called also switches, are not dependent to cells
and they are also easy to obtain, because Vivado threats them as “Site
PIPs”. So it is possible to get them using
get_site_pips -of_objects SITE -filter {IS_USED == 1}
filter argument leaves only used ones. Xilinx XDL tool writes all switches
and sets unused ones as “#OFF”, anyway it is possible to skip them.
Note that Routing configurations include also route-through. Anyway they
are hidden and there is not direct way to identify them.
The functional configurations are very dependent to BELs because XDL
specifies how the BEL is used, for example a LUT BEL can be configured
to work as LUT, distributed RAM, ROM, etc. Vivado instead defines
6Unplaced instances have already defined their functionalities, which means
configurations are already done.
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functionalities through the type of the cell that is placed in the BEL. So
to convert those configurations it is necessary to take into consideration
both BEL and cell. Anyway usually each type of cell can be placed in only
one type of BEL, so this document will explain how retrieve configurations
for the most common cell: LUTs, Flip Flops and Latches.
LUT
The XDL configurations for the LUT are composed of only one string.
The syntax for that string is:
<BEL_NAME>:<INSTANCE_NAME>.<BEL_NAME>:#LUT:<INIT_VALUE >
<BEL NAME> is the name of the BEL where the cell is placed, e.g.
A6LUT, A5LUT, etc.
<INSTANCE NAME> is the name of the instance of the site where the
cell is placed, that is the name that is used after the “inst” keyword.
#LUT specifies that <BEL NAME>is configured to work as LUT.
<INIT VALUE> is the logic function of the LUT. This value need a
special mention, because the “INIT” property gives a binary form of the
truth table, so it need to be converted to a string (the logic function).
Anyway the truth table uses virtual variables I0, I1 and so on, which are
cell’s pins) as input, so it is necessary to associate all virtual variables
to the LUT pins. This operation can be done combining “get pins” and
“get bel pins” commands: for each pin obtained using the first command,
which corresponds to the cell’s pin, it is possible to use the second command
to obtain associated LUT pin. Note that XDL needs that all pins that are
connected to nets must be specified, independently if they are used or not
in the logic function. If a pin are not used in the logic function, but it is
connected to a net7, it can be inserted in logic function as
(A1 + ∼ A1) * OLD_LOGIC_FUNCTION
where A1 is the name of that pin, “+” is the OR operator, “*” is the AND
operator and “∼” is the logical NOT operator.
7In other words, pin are used, but its value does not change output
63
LATCH and FLIP FLOP
There are several kinds of latches and flip flops in Vivado, which are mapped
in different configurations in XDL:
Latches
 LDCE is “Latch D, Asynchronous Clear, Clock Enable”
 LDPE is “Latch D, Asynchronous Preset, Clock Enable”
Flip Flops
 FDRE is “Flip Flop D, Synchronous Reset, Clock Enable”
 FDCE is “Flip Flop D, Asynchronous Clear, Clock Enable”
 FDPE is “Flip Flop D, Asynchronous Preset, Clock Enable”
 FDSE is “Flip Flop D, Synchronous Set, Clock Enable”
The configurations are composed of four strings: one which set the value
of the latch/flip flop when the FPGA is turned on; another which specifies
if the latch/flip flop set/reset is active low or high; another which specifies
that the BEL where the cell is placed is configured as latch or as flip flop and
the last one which indicates if set/reset is synchronous or asynchronous8.
Syntaxes for those three strings are:
Configuration as Latch: <BEL_NAME>::<TYPE>
Initial Value: <BEL_NAME>INIT::<INIT_VALUE >
Low/High: <BEL_NAME>SR::<SR_VALUE>
Sync/Async: SYNC_ATTR::<SYNC_ASYNC_VALUE >
<BEL NAME> is the name of the BEL where the cell is placed, e.g.
AFF, A5FF, etc.
<TYPE> specifies if the BEL was configured to work as latch or flip flop.
“#LATCH” configures it as latch and “#FF” configures it as flip flop.
<INIT VALUE> is the initial value of the latch.
There is a direct mapping between the “INIT” property and the XDL value:
8set and reset are synchronous, while clear and preset are asynchronous. Anyway XDL
always refers to them as set/reset setted to synchronous or asynchronous mode
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INIT XDL Value
1’h0 INIT0
1’h1 INIT1
<SR VALUE> depends on the type of the cell.
Latches:
REF NAME XDL Value
LDCE SRLOW
LDPE SRHIGH
Flip Flops:
REF NAME XDL Value
FDRE SRLOW
FDCE SRLOW
FDPE SRHIGH
FDSE SRHIGH
<SYNC ASYNC VALUE> depends on the type of cell. If the cell
is a latch, this value is always setted to “ASYNC”, because latches are
asynchronous. Otherwise, if the cell is a flip flop, there is a direct mapping
between the “REF NAME” property and <SYNC ASYNC VALUE>.
REF NAME XDL Value
FDRE SYNC
FDCE ASYNC
FDPE ASYNC
FDSE SYNC
Note that all latches/flip flops inside a site must be of the same type
(synchronous or asynchronous), so XDL treats this configuration string as
site configurations and write it only once. Anyway there are not problems
to replicate these strings, because Vivado always checks that the constraints
are verified, so it is impossible to have conflicts.
The last things to analyse are nets. Nets are divided in three types:
 Signal Net
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 Special Net
 Intrasite Net
The signal nets connect site pins together and they are the main contributors
to routing. The special nets are a particular kind of signal nets, which
connect power and ground pins to other site pins. Those nets are different
to the signal nets, also because it is allowed to them to have many source
pins of the same type (power or ground). The intrasite nets exists only
on Vivado and are used to connect cells pins together to route elements
inside a site. This type of nets can be ignored in the analysis and it is
easier to identify through the property “ROUTE STATUS” of Net objects,
that is equal to “INTRASITE”. The only signal and special nets that can be
converted to XDL are the ones that have the property setted to “ROUTED”
or “UNROUTED”.
Signal Net
It is possible to get all signal nets using the command “get nets”, as shown
in Listing 4.24
Listing 4.24: Command to obtain all Signal Net
get_nets -hierarchical -top_net_of_hierarchical_group -filter {
TYPE != GROUND && TYPE != POWER }
Arguments “-hierarchical” and “-top net of hierarchical group” are used to
elaborate hierarchical (not flat) design. “-hierarichical” gives support to
hierarchical design, but there is a problem, because that command also
gives redundant nets9. To solve this problem it is possible to use “-
top net of hierarchical group”. Filter argument removes special nets, which
need a different analysis.
For each net it is necessary to know pins and PIPs. PIPs can be directly
obtained through command “get pips”. Pins can be obtained by command
9This command returns many nets, which are actually the same nets, with different
names, and treats it as different nets, because they are in different levels of hierarchy.
This problem is the aliasing of the nets
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“get pins”. However it is necessary to obtain all parts (segments) of the net
calling again “get nets” command. Combined command is:
get_site_pins -of_objects [get_nets -segments NET_TO_ANALYSE]
Anyway, results of this command can have duplicated pins, because different
cell may share “same” site pins (e.g. LUTs can contain two cells with same
input pins), so it is necessary to remove them.
Special Net
The analysis of the special nets is the same as the signal nets with the
differences on the access mode. Moreover, all nets of the same type (POWER
or GROUND) can be collapsed on just one net, so all pins and PIPs can be
written in one net declaration.
The problem about accessing is that there are some power and ground nets
that are added by Vivado due to physical constraints and they do not have
any correspondence to Vivado accessible Net objects. An example of this
kind of “hidden” net is when same LUT is used as five-input and six-input
LUT with different equation. In this case the most significant input pin must
connected to power and this connection is done by an hidden net. However,
if there is at least one VCC cell (or GND cell) it is possible to access all nets
connected to a power source (or a ground source), passing that cell to the
“get net” command:
get_nets -of_objects CELL
Listing 4.25 is a snippet of code that shows how create a fake VCC cell to
access to all POWER nets.
Listing 4.25: Example of accessing to special nets
set SPECIAL_CELL [get_cells -hierarchical -quiet -filter {
REF_NAME == VCC}]
if { $SPECIAL_CELL == "" } {
#create cell and create net
set SPECIAL_CELL [create_cell -reference VCC [VCC_CELL ]]
create_net [VCC_NET]
#connect net to VCC cell pin
connect_net -net [VCC_NET] -objects "[VCC_CELL ]\\P"
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}set nets [get_nets -of_objects $SPECIAL_CELL]
4.3 Software Design and Implementation
The Viv2XDL tool needs to have at least a TCL component as interface
between the tool itself and Vivado, because TCL is the only way to
query information from Vivado. One possible implementation of the
tool can be based on an API interface written in TCL, as shown in
Figure 4.4. This options gives more flexibility about programming languages
Figure 4.4: Viv2XDL using API infrastructure.
and performance, but has the disadvantages of needing a communication
layer (the API interfaces), reducing performance and limiting possibility to
change tools without modification on the API. Therefore this communica-
tion infrastructure can be complex to implement and may need multiple
implementation or structure based on target programming language and
operating system.
To avoid this complexity, another choice is to write the tool in TCL, and only
when necessary, to implement part of them in C/C++ libraries which can
be loaded at runtime, as shown in Figure 4.5. This options is less flexible
because of the limitation of TCL language, even considering the C/C++
libraries, but gives the opportunity to access directly Vivado commands, so
it is easier to modify the tools. This second option is the one that has been
chosen, because of the following reasons:
1. Does not need any communication infrastructure
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Figure 4.5: Viv2XDL using direct access infrastructure.
2. Most of the tool is written in TCL, which is well known
3. The tool is platform independent, even if it needs that Vivado is
installed
4. Performance issues can be mitigated or resolved by implementing some
part as C/C++ libraries10
5. The tool for FPGA report does not need high performances because
it needs to be executed one time for each FPGA (the FPGA structure
does not change)
4.3.1 Report
The tool that creates XDLRC files does not require a complex design,
because most of the information to convert is directly accessible or it is easy
to obtain, as explained in Section 4.1.3, so the tool is written in a single
TCL script which requires as a single argument the name of the FPGA to
analyse.
To make it easier to understand and modify this script, it reflects the
hierarchical structure of FPGA, so this script will define a specialised
function for each element of the report. The tool elaborates only the tiles
section and removes all unnecessary information like invalid PIPs, pins and
phantom wires.
10The 4th reason makes tools platform dependent, but it is easier to compile few and
small libraries to different platform than compile all tools.
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4.3.2 Design
Designs can use many different types of tiles, sites and cells based on their
complexity. Even if designs often use a small subset of elements, the high
number of them makes it probable that uncommon elements are used, so
tools should implement all of them. However the implementation of all
elements needs an in-depth knowledge and long time to finish and, as
explained before, most of the implemented elements are usually unused. So
this work focuses more on the design of this tool than on the implementation
of all elements. To achieve the goal of giving the possibility to implements
elements in different moments and add them when it is necessary, it is
possible to use the Strategy Pattern[11] shown in Figure 4.6.
Figure 4.6: Strategy Pattern in UML
The strategy pattern is a software design pattern that enables an algorithm’s
behaviour to be selected at runtime. In this case selection is based on the
type of elements. The essential requirement in the programming language
is the ability to store a reference to some code in a data structure and
retrieve it. TCL achieves requirements through one of its characteristics:
the “Command substitution”. It gives the possibility to use any string,
also the value of a variable or the result of another command, as name of
the function to call, inserting that string inside square brackets (shown in
Listing 4.26), so a string can be considered also as a reference.
Listing 4.26: Example of “Command Substitution”
#normal function call. It executes function called "func1".
#note that "func1" is also a string, as any things in TCL
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set res1 [ func1 ]
#in this case a string in stored in a variable and
#value of that variable is used as name of the function
#to call.
set str_func2 "func2"
set res2 [ $str_func2 ]
#this line shows as call a function that have as name
#result of func3
set res3 [ [ func3 ] ]
The common “Strategy pattern” is not sufficient anyway, because usually
the code should already be implemented. In our case this assumption is not
true as runtime loading is needed. “Strategy pattern” with runtime loads
is also known as “Plug-in Pattern”. TCL has the ability to run code at
runtime in two way:
 eval[14] command, which can treat a string as a TCL script;
 source[15] command, which evaluates a file as a TCL script.
The second command fits perfectly the design requirement about runtime
loading.
The last requirement for“plug-in pattern” is the ability to execute func-
tionalities of plug-ins that were loaded. TCL does not give this possibility
directly, because both “eval” and “source” commands do not load a reference
to scripts in order to execute them at any moment, but scripts are executed
immediately. The solution is based on the fact that when those commands
execute a script, the script context is the same as the caller context, so any
definition inside that script is shared with the caller. This behaviour can
be used together with the fact that TCL defines procedures at run-time,
because “proc”[16] is a TCL command.
Figure 4.7 shows how to implement plug-in pattern for this tool. “Main”
represent the main script, which has its context, shown in the figure as
“Context”. The main script can access two subdirectories, “Sites” and
“Cells” (shown as packages in the Figure), and load their contents as plug-
ins. Then main script can use them sharing its context, but usually it has
to access only tile plug-ins. The last ones can access Cell plug-ins.
Plug-ins have three methods:
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Figure 4.7: Implementation of plug-in pattern
1. Register, which is called when loading a plug-in. The number and
the type of returned information depends on specific cases, but they
are used to help loading and handling the plug-in;
2. Initialise, which is called before the first use and after registration.
Usually it is called after registration and it is used to initialise
variables, data structures, functions and all things that have to be
done only one time;
3. Execute, which executes the plug-in behaviour and in this case
elaborates site or cell.
The “Register” function is realised directly by command “source”, which
executes a script file, so all commands in the file are called as if they were
in the register function. In this case they have to define two functions:
the “initialise” and “execute” function. Due to the limitation of TCL
commands, i.e. procedures are globally defined, those functions must have
different names for each plug-in file. To resolve this issue the initialise and
execute functions have a common prefix per-files, which was returned at
registration. An example of plug-in script is shown in Listing 4.27
Listing 4.27: Example of Plug-in
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#Script (and registration) is executed when source is called.
All function has to be same prefix
#execute function.
proc s_dummy_execute { parameters } {
#do something
}
#initialise function.
proc s_dummy_init { parameters } {
#define utility function inside init, as the following (
remember prefix !)
proc s_dummy_utilityfunc { par1 par2 } {
#do something
return
}
#list of all Site handled
return INIT_INFO
}
#prefix (returned when source is called)
return "s_dummy"
After the registration, the prefix is used to compose the right name for the
initialise and execute function. The tool does initialisation immediately and
this command returns a list of sites or cells that the plug-in can handle11.
That list and the name of the “execute” procedure are stored in a data
structure (hash table) so when it is necessary the script can retrieve the
right procedure.
4.4 Future Work
Viv2XDL is currently incomplete.
The report tool leaks all primitive definition information, and therefore the
route-through one.
The design tool implements only few sites and cells, so future work could
11In Listing 4.27 is the generic “INIT INFO”
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be their implementation. Furthermore it could need to be continuously
updated, because new series could introduce new types of sites or cells and
change existing ones.
Currently the design tool translate a Vivado design to XDL, but in the real
world the opposite conversion is needed, because many software use XDL
also for their outputs. So another future work could be the implementation
of the translation from XDL to Vivado. Anyway it has some difficulty,
because it is necessary to parse XDL files and verify that they are correct.
A solution that can make parsing easier can be the use of libraries which
can handle and elaborate XDL files. One of the most interesting of them
is Torc (Tools for Open Reconfigurable Computing), that is an open-source
C++ infrastructure and tool set for reconfigurable computing that can read,
write, and manipulate EDIF and XDL netlists[17].
Another possible future work for the design tool is adding supports for
modules in XDL file. Currently Viv2XDL creates a flat XDL files,
independently of whether the design was flat or hierarchic. However the
XDL tool in the ISE Design Suite always converts designs to flat XDL files.
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Chapter 5
Examples
Tools are tested both using projects specifically created and real-world
projects. All tests include three FPGAs, each one of a different family:
 Artix7 : xc7ta100tcsg324-3
 Virtex7 : xc7vx330tffg1157-3
 Kintex7 : xc7k70tfbg484-3
5.1 Report
Reports were tested using DHHarMa[5]. It implements a homogeneous
packer, placer and router so it needs information about routing and logic
infrastructures of FPGAs. It creates its own image file for the FPGA that
describes those information obtained after the elaboration of the XDLRC.
Before this work, it supports only Xilinx FPGAs below the 7th Series, so
this work is also a base to extend DHHarMa and use it in the future.
Testing this tool is quite hard because there is not an XDL report that is
correct by definition to use as comparison with the one created by tool,
so in this case the test verifies only if DHHarMa can handle those reports
without errors. However if there are not errors, it does not mean that the
tool is correct because, for example, DHHarMa could ignore some report
information, which can be wrong in the tool’s report, or could not recognize
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wrong information due to some bugs.
This section report parts of Artix7 FPGA.
Listing 5.1: Example of Fake XDL report
# XDL Report Compatibility - Luca Santangelo
(xdl_resource_report v0.2 xc7a100tcsg324-3 nothing
(tiles 209 148
(tile 0 0 NULL_X0Y208 NULL 0 # 0
(tile_summary NULL_X0Y208 NULL 0 0 0)
)
...
(tile 0 4 T_TERM_INT_X4Y208 T_TERM_INT 0 # 0
(wire T_TERM_UTURN_INT_SS6E0 7
(conn INT_L_X0Y195 NN6BEG3)
(conn INT_L_X0Y198 SS6END0)
(conn INT_L_X0Y196 NN6A3)
(conn INT_L_X0Y197 NN6B3)
(conn INT_L_X0Y198 NN6C3)
(conn INT_L_X0Y199 NN6D3)
(conn INT_L_X0Y199 SS6E0)
)
...
(tile_summary T_TERM_INT_X4Y208 T_TERM_INT 0 102 0)
)
(tile 208 147 NULL_X147Y0 NULL 0 # 0
(tile_summary NULL_X147Y0 NULL 0 0 0)
)
)
(primitive_defs 0
)
(summary sites=28551 sitedefs=0 numpins=990153 numpips=40313010)
)
Report in Listing 5.1 was elaborated by DHHarmMa, which was launched
with those arguments:
-report=/DIR/xc7a100tcsg324-3.xdlrc -log=1
and this is the output
BusMacroGenerator v.0.2
Logger is active with log depth: 1!
Build image of report :/DIR/xc7a100 tcsg 324-3. xdlrc
Build Image of FPGA xc7a100 tcsg 324 -3. xdlrc
XDL resource report (Version: v0.2, Part: xc7a100 tcsg324-3, Family: nothing)
Tiles: 209x148
====================================================================
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Start Phase I:
...
====================================================================
Start Phase II:
Tiles: 209x148
...
End of Phase II
====================================================================
Save/Load SubTileTypeMatrix
Save/Load TileTypeCoords
Save/Load PrimSiteCoords
Save/Load TileTypes
Save/Load important local variables
FileName = /DIR/xc7a100 tcsg 324-3. xdlrc.image
Image is restored:
Save/Load SubTileTypeMatrix
Save/Load TileTypeCoords
Save/Load PrimSiteCoords
Save/Load TileTypes
Save/Load important local variables
Done!
Write FPGA -Overview to file: /DIR/xc7a100 tcsg 324 -3. xdlrc.image_Homogeneous_FPGA_TileType_
Overview.txt
====================================================================
Start Phase III:
1. Build all physical Wires of the FPGA ...
DONE
delete all Wires ... done
Check Memory
End of Phase III FileName for saving image: /DIR/xc7a100 tcsg 324-3. xdlrc.image.v2
5.2 Design
The tool was tested on three projects. One is a simple comparator which uses
only few common elements like LUT, flip flop and latch; another project was
specifically created to test the tool and is a 32 bit serial parity checker; the
last one is a real-world project already used in DHHarMa which dynamically
tests permanent faults on wires, without human intervention. The first
project has two parts, one is the design created by the Xilinx flow, the
second one is a checkpoint of manually modified design of the first part,
which tests the capability of the tool to elaborate checkpoints. The third
project has also two parts, which differs only in a single argument of Vivado
synthesis: “-flatten hierarchy”. In the first part it is set to the default value
(rebuilt), which synthesises VHDL files in hierarchical modules. The second
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part sets the argument to “full”, so Vivado is instructed to fully flatten
the hierarchy leaving only the top level, which makes the analysis of design
easier, especially the analysis of nets.
This section will show only the Shift Register project on Artix7, which
anyway covers a good set of implemented sites and cells. Tests are done
using ISE “xdl” to convert back the XDL files generated by Viv2XDL and
comparing manually ISE FPGA Editor output with Vivado Device Editor
output1.
5.2.1 Parity Checker
Structure of design is shown in Figure 5.1 and VHDL files are listed in
Listing 5.2, Listing 5.3 and Listing 5.4.
Figure 5.1: Parity Checker structure.
Listing 5.2: VHDL of Parity Checker project (“Container.vhd”)
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4
5 entity Container is
6 Port ( clk : in STD_LOGIC;
7 data1 : in STD_LOGIC;
8 reset : in STD_LOGIC;
9 result : out STD_LOGIC;
10 finish : out STD_LOGIC);
11 end Container;
12
13
14 architecture Behavioral of Container is
15
16 Component shiftregister is
17 Port (clk : in STD_LOGIC;
18 data1 : in STD_LOGIC;
1Both editor are able to explore FPGA resources and design elements.
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19 reset : in STD_LOGIC;
20 enable : out STD_LOGIC;
21 bitParity : out STD_LOGIC;
22 calcParity : out STD_LOGIC);
23 end component;
24
25 Component ParityChecker is
26 Port (calcParity : in STD_LOGIC;
27 bitParity : in STD_LOGIC;
28 enable : in STD_LOGIC;
29 reset : in STD_LOGIC;
30 result : out STD_LOGIC;
31 finish : out STD_LOGIC);
32 end component;
33
34 signal s_enable: STD_LOGIC;
35 signal s_bitParity: STD_LOGIC;
36 signal s_calcParity: STD_LOGIC;
37
38 begin
39 shift: shiftregister port map(clk ,data1 ,reset ,s_enable ,s_bitParity ,s_calcParity);
40 parity: ParityChecker port map(s_calcParity ,s_bitParity ,s_enable ,reset ,result ,finish);
41
42 end Behavioral;
Listing 5.3: VHDL of Parity Checker project (“ParityChecker.vhd”)
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity ParityChecker is
5 Port ( calcParity : in STD_LOGIC;
6 bitParity : in STD_LOGIC;
7 enable : in STD_LOGIC;
8 reset: in STD_LOGIC;
9 result : out STD_LOGIC;
10 finish : out STD_LOGIC);
11 end ParityChecker;
12
13 architecture Behavioral of ParityChecker is
14
15 signal state : STD_LOGIC_VECTOR (0 downto 0);
16
17 begin
18 process (reset , enable , state , calcParity , bitParity)
19 begin
20 if reset = ’1’ then
21 state <= "0";
22 finish <= ’0’;
23 else
24 if state = "0" then
25 finish <= ’0’;
26 if enable = ’1’ then
27 result <= calcParity xor bitParity;
28 state <= "1";
29 end if;
30 else
31 finish <= ’1’;
32 end if;
33 end if;
34
35 end process;
36
37 end Behavioral;
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Listing 5.4: VHDL of Parity Checker project (“shifterigister.vhd”)
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.numeric_std;
4
5 entity shiftregister is
6 Port ( clk : in STD_LOGIC;
7 data1 : in STD_LOGIC;
8 reset : in STD_LOGIC;
9 enable : out STD_LOGIC;
10 bitParity : out STD_LOGIC;
11 calcParity : out STD_LOGIC);
12 end shiftregister;
13
14 architecture Behavioral of shiftregister is
15 SUBTYPE byte IS integer RANGE 0 TO 255;
16
17 signal count : byte;
18 signal calculated : STD_LOGIC;
19 begin
20
21 calcParity <= calculated;
22
23 process (clk , reset)
24 begin
25 if reset = ’1’ then
26 count <= 0;
27 enable <= ’0’;
28 calculated <= ’0’;
29 elsif rising_edge(clk) then
30 if count < 31 then
31 calculated <= calculated xor data1;
32 count <= count + 1;
33 elsif count = 31 then
34 bitParity <= data1;
35 count <= count + 1;
36 else
37 enable <= ’1’;
38 end if;
39 end if;
40
41
42
43 end process;
44
45
46 end Behavioral;
Conversion output is shown in Listing 5.5.
Listing 5.5: Viv2XDL log output for Parity Checker.
Executing Script .....
Opening "impl _1"...
Opened
Started at 21.07.2014 18:56:19
Elaborating SITES
Elaborating BUFGCTRL_X0Y0 (BUFGCTRL)
Elaborating IOB_X0Y78 (IOB33M)
Skypped forbidden Pip: IBUFDISABLE_SEL
Elaborating IOB_X0Y50 (IOB33)
Skypped forbidden Pip: IBUFDISABLE_SEL
Elaborating IOB_X0Y52 (IOB33M)
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Elaborating SLICE_X0Y51 (SLICEL)
Elaborating SLICE_X0Y53 (SLICEL)
Elaborating IOB_X0Y51 (IOB33S)
Skypped forbidden Pip: IBUFDISABLE_SEL
Elaborating IOB_X0Y53 (IOB33S)
Elaborating SLICE_X1Y51 (SLICEL)
Elaborating SLICE_X0Y52 (SLICEL)
ROUTE THROUGH: SLICE_X0Y52/ DOUTMUX:O6
Elaborating SLICE_X1Y52 (SLICEL)
Elaborating NETS
Elaborating shift/count_reg __0[4]
Intrasite Net: result
Intrasite Net: shift/n_0_ calculated_i_1
Intrasite Net: finish
Elaborating n_0_ parity
Elaborating clk_IBUF
Elaborating enable
Intrasite Net: shift/p_0_in[2]
Intrasite Net: shift/n_0_ bitParity_i_1
Elaborating shift/count_reg __0[3]
Elaborating n_2_ parity
Elaborating clk_IBUF_BUFG
Elaborating shift/n_0_ count [5]_i_3
Intrasite Net: shift/p_0_in[1]
Elaborating reset_IBUF
Elaborating n_1_ shift
Intrasite Net: shift/p_0_in[5]
Elaborating shift/count_reg __0[2]
Intrasite Net: data1
Intrasite Net: shift/p_0_in[0]
Elaborating state4_out
Elaborating n_3_ shift
Intrasite Net: reset
Elaborating data1_IBUF
Intrasite Net: shift/p_0_in[4]
Elaborating shift/count_reg __0[1]
Elaborating shift/bitParity
Elaborating state
Elaborating shift/n_0_ count [5]_i_1
Elaborating shift/count_reg __0[5]
Elaborating parity/n_0_ state_reg [0]_i_2
Intrasite Net: shift/n_0_ enable_i_1
Intrasite Net: shift/p_0_in[3]
Elaborating shift/calcParity
Intrasite Net: clk
Elaborating shift/count_reg __0[0]
Elaborating Special NETS
VCC
Creating TIEOFF_X2Y52 (TIEOFF)
Creating TIEOFF_X2Y51 (TIEOFF)
GND
Finished at 21.07.2014 18:56:20
Wrote "../ result/last_test/impl _1. xdl"
INFO: [Common 17 -206] Exiting Vivado at Mon Jul 21 18:56:20 2014...
Conversion log is shown in Listing 5.6.
Listing 5.6: ISE XDL log output for Parity Checker
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995 -2013 Xilinx , Inc. All rights reserved.
INFO:XDL :195 - XDL design was not created with the same version of software.
INFO:XDL :196 - XDL version: 0.1
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INFO:XDL :197 - NCD version: 3.2
PMSPEC -- Overriding Xilinx file </sct/homes 3/i386/ xilinx /14.7/ ISE_DS/ISE/artix7/data/artix 7.
acd > with local file </opt/eda/i386/ xilinx /14.7/ ISE_DS/ISE/artix7/data/artix7.acd >
Loading device for application Rf_Device from file ’7a100t.nph ’ in environment /opt/eda/i386/
xilinx /14.7/ ISE_DS/ISE/:/sct/homes3/i386/ xilinx /14.7/ ISE_DS/ISE.
WARNING:PhysDesignRules :372 - Gated clock. Clock net n_1_ shift is sourced by a combinatorial
pin. This is not good design practice. Use the CE pin to control the loading of data
into the flip -flop.
WARNING:PhysDesignRules :372 - Gated clock. Clock net parity/n_0_ state_reg [0]_i_2 is sourced by
a combinatorial pin. This is not good design practice. Use the CE pin to control the
loading of data into the flip -flop.
WARNING:PhysDesignRules :812 - Dangling pin <0> on block:<$TIEOFF_X2Y52. HARD0GND >:<HARD0>.
WARNING:PhysDesignRules :812 - Dangling pin <1> on block:<$TIEOFF_X2Y52. HARD1VCC >:<HARD1>.
WARNING:PhysDesignRules :812 - Dangling pin <0> on block:<$TIEOFF_X2Y51. HARD0GND >:<HARD0>.
WARNING:PhysDesignRules :812 - Dangling pin <1> on block:<$TIEOFF_X2Y51. HARD1VCC >:<HARD1>.
WARNING:PhysDesignRules :2452 - The IOB $IOB_X0Y78 is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may
seriously affect the device and will be an error in bitstream creation. It should
be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules :2452 - The IOB $IOB_X0Y50 is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may
seriously affect the device and will be an error in bitstream creation. It should
be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules :2452 - The IOB $IOB_X0Y52 is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may
seriously affect the device and will be an error in bitstream creation. It should
be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules :2452 - The IOB $IOB_X0Y51 is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may
seriously affect the device and will be an error in bitstream creation. It should
be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules :2452 - The IOB $IOB_X0Y53 is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may
seriously affect the device and will be an error in bitstream creation. It should
be corrected by properly specifying the pin location and I/O Standard.
Successfully converted design ’impl _1.xdl ’ to ’impl _1.ncd ’.
Figure 5.2 and Figure 5.3 show part of FPGA utilization respectively of
Vivado and FPGA Editor, instead Figure 5.4 and Figure 5.5 show the inside
of a site. It is possible to see that placement and routing are the same.
Figure 5.2: Vivado implementation of Parity Checker.
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Figure 5.3: FPGAEditor design of VIvado2XDL conversion of Parity Checker.
Figure 5.4: Site zoom of Vivado implementation of Parity Checker.
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Figure 5.5: FPGAEditor site zoom of VIvado2XDL conversion of Parity Checker.
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Conclusions
The main objective of this thesis is the development of a tool, named
Viv2XDL, that makes existing FPGA analysis tools that use XDL inter-
operable with Vivado, a tool which replaces ISE for the next generations of
Xilinx FPGAs. Currently Viv2XDL allows the generation of the first part
of the XDL report, which is optimized reducing redundant information,
and the conversion from Vivado to XDL. The tool has been successfully
applied to some examples. As further work, the generation of the second
part of the XDL report could be implemented, as well as the conversion
from XDL to Vivado, thus giving the possibility of extending the standard
FPGA synthesis flow.
85
Appendix A
A.1 SLICEL
Figure A.1: SLICEL structure.
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A.2 SLICEM
Figure A.2: SLICEM structure.
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Appendix B
XDL Grammar
B.1 Report
It is not possible to use directly the tokenizer and parser generated by
COCO/R because XDL design file uses symbol # followed by one space
to identify a comment and since there are some not-comment token which
start with #, you must search for the right sequence (not only the sharp),
but COCO/R does not accept space as part of tokens in this case.
To resolve this problem you have to change some lines in the generated code.
A software was written that automates those changes.
Listing B.1: EBNF of XDL report file (for COCO/R)
COMPILER Xdlrc
IGNORECASE
CHARACTERS
digit = "0123456789".
lpar = ’(’.
rpar = ’)’.
cr = ’\r’ .
lf = ’\n’ .
tab = ’\t’ .
//sharp = ’#’.
letter = ’A’..’Z’.
nameset = ’_’ + letter. // + sharp.
namesetdigit = nameset + digit.
TOKENS
IDENTIFIER = nameset {namesetdigit | (’.’ namesetdigit) | (’-’ namesetdigit)}.
NUMBER = digit {digit}.
FLOAT = {digit} ’.’ digit {digit}.
LPAR = lpar.
RPAR = rpar.
XDL_RESOURCE_REPORT = "xdl_resource_report".
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ELEMENT = "element".
PIN = "pin".
PINWIRE = "pinwire".
PIP = "pip".
PRIMITIVE_DEFS = "primitive_defs".
PRIMITIVE_DEF = "primitive_def".
PRIMITIVE_SITE = "primitive_site".
SUMMARY = "summary".
TILES = "tiles".
TILE = "tile".
TILE_SUMMARY = "tile_summary".
WIRE = "wire".
CONN = "conn".
CFG = "cfg".
UB_RIGHT = "->".
BB = "=-".
ARR_RIGHT = "==>".
ARR_LEFT = " <==".
EQ = ’=’.
EQN = "<eqn >".
OFF = "#OFF".
FF = "#FF".
LATCH = "#LATCH".
RAM = "#RAM".
LUT = "#LUT".
ROM = "#ROM".
SITES = "sites".
SITEDEFS = "sitedefs".
NUMPINS = "numpins".
NUMPIPS = "numpips".
COMMENTS FROM "#" TO lf
IGNORE cr + lf + tab
PRODUCTIONS
Xdlrc = LPAR XDL_RESOURCE_REPORT T_VERSION T_NAME_PART T_NAME_FAMILY all_tiles
all_primdefs summary RPAR.
all_tiles = LPAR TILES T_NUM_ROW T_NUM_COL {new_tile} RPAR.
all_primdefs = LPAR PRIMITIVE_DEFS T_NUM_PRIMDEF {new_primdef} RPAR.
summary = LPAR SUMMARY {T_COUPLE} RPAR.
//ALL_TILE
new_tile = LPAR TILE T_ROW T_COL T_NAME_TILE T_TYPE_TILE T_NUM_PRIMSIT LPAR {(new_
wire | new_pip | new_primsites) LPAR} end_tile RPAR.
end_tile = TILE_SUMMARY T_NAME_TILE T_TYPE_TILE T_NUM_TILEPINWIRE T_NUM_TILEWIRE T_
NUM_TILEPIP RPAR.
//TILE
new_wire = WIRE T_NAME_WIRE T_NUM_CONN {new_conn_wire} RPAR.
new_conn_wire = LPAR CONN T_NAME_TILE T_NAME_WIRE RPAR. //per wire
new_primsites = PRIMITIVE_SITE T_NAME_PRIMSIT T_TYPE_PRIMSIT T_KEYWORD T_NUM_PINWIRE {
new_pinwire} RPAR.
new_pinwire = LPAR PINWIRE T_NAME_PINWIRE T_IO T_NAME_WIRE RPAR. //not sure T_NAME_
PINWIRE
new_pip = PIP T_NAME_TILE T_NAME_WIRE (UB_RIGHT | BB) T_NAME_WIRE [ routethrough ]
RPAR.
routethrough = LPAR IDENTIFIER IDENTIFIER RPAR. //(_ ROUTETHROUGH -D-O ISERDES)
//ALL_PRIMDEFS
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new_primdef = LPAR PRIMITIVE_DEF T_TYPE_PRIMSIT T_NUM_PIN T_NUM_ELEM {LPAR (new_pin_
prim | new_element)} RPAR.
new_pin_prim = PIN T_NAME_ELEMENT T_NAME_PINWIRE T_IO RPAR. //not sure
new_element = ELEMENT T_NAME_ELEM T_NUM_PIN {LPAR (new_pin_ele | new_conn_ele | new_
cfg)} RPAR.
// ELEMENT
new_pin_ele = PIN T_NAME_PIN T_IO RPAR.
new_conn_ele = CONN T_NAME_ELEM T_NAME_PIN (ARR_RIGHT | ARR_LEFT) T_NAME_ELEM T_NAME_
PIN RPAR. //per element
new_cfg = CFG {T_CFG_VALS} RPAR.
// terminal
T_VERSION = IDENTIFIER.
T_NAME_PART = IDENTIFIER.
T_NAME_FAMILY = IDENTIFIER.
T_NUM_ROW = NUMBER.
T_NUM_COL = NUMBER.
T_ROW = NUMBER.
T_COL = NUMBER.
T_NAME_TILE = IDENTIFIER.
T_TYPE_TILE = IDENTIFIER.
T_NAME_PINWIRE = IDENTIFIER.
T_NAME_ELEMENT = IDENTIFIER.
T_NUM_PINWIRE = NUMBER.
T_NAME_WIRE = IDENTIFIER.
T_NUM_TILEWIRE = NUMBER.
T_NUM_TILEPINWIRE = NUMBER.
T_NUM_TILEPIP = NUMBER.
T_NUM_CONN = NUMBER.
T_NUM_PRIMDEF = NUMBER.
T_NAME_PRIMSIT = IDENTIFIER.
T_TYPE_PRIMSIT = IDENTIFIER.
T_NUM_PRIMSIT = NUMBER.
T_NUM_PIN = NUMBER.
T_NAME_PIN = IDENTIFIER | NUMBER | FLOAT.
T_NUM_ELEM = NUMBER.
T_NAME_ELEM = IDENTIFIER.
T_IO = IDENTIFIER. //input or output
T_KEYWORD = IDENTIFIER. // internal or bonded or unbonded
T_CFG_VALS = EQN | OFF | IDENTIFIER | FF | LATCH | NUMBER | FLOAT | ( (RAM | LUT | ROM
) [ ’:’ EQN ] ).
T_COUPLE = ( TILES | SITES | SITEDEFS | NUMPINS | NUMPIPS) EQ NUMBER.
END Xdlrc.
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B.2 Design
The following EBF description of the XDL for the design is taken from an
old Xilinx XDL manual present in the ISE 5.2 and found on the website of
“The Indiana University System Design Methods Laboratory”[10].
Listing B.2: BNF of XDL design file
<file > : := <design > <statements > ;
<design > : := "design" <name > <part > <ncd_version > ";"
| "design" <name > <device > <package > <speed > <ncd_version > ";"
;
<statements > : :=<statement >
| <statements > <statement >
;
<statement > : := <module >
| <inst >
| <net >
;
<module > : := <module_beg > <module_ports > <module_stmts > <module_end > ;
<module_beg > : :="module" <module_name > ";" # no anchor specified
| "module" <module_name > <anchor_name > ";"
;
<module_ports > : := <module_port >
| <module_ports > <module_port >
;
<module_port > : := "port" <port_name > <net_name > ";"
| "port" <port_name > <inst_name > <inst_pin_name > ";"
;
<module_stmts > : := <module_stmt >
| <module_stmts > <module_stmt >
;
<module_stmt > : := <inst >
| <net >
;
<module_end > : := "endmodule" <module_name > ";" ;
<module_name > : := <string > ;
<anchor_name > : := <string > ;
<port_name > : := <string > ;
<inst > : := <inst_prefix > <inst_stmts > ";" ;
<inst_prefix > : := <inst_prefix_id><inst_name > <inst_type > ;
<inst_prefix_id > : := "inst" # convenient abbreviation
| "instance"
;
<inst_type > : := <string > ;
<inst_stmts > : := <inst_stmt >
| <inst_stmts > <inst_stmt >
;
<inst_stmt > : := "," <inst_placement >
| "," <inst_module >
| "," <inst_cfg >
;
<inst_placement > : := <inst_placed >
| <inst_unplaced >
;
<inst_placed > : := "placed" <tile_name > <primitive_site > ;
<inst_unplaced > : := "unplaced"
| "unplaced" "bonded"
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| "unplaced" "unbonded"
;
<inst_module > : := "module" <module_name > ;
<inst_cfg > : := "cfg" "\""<cfg_string >"\"" ;
<cfg_string > : := <bel_cfg >
| <cfg_string > <bel_cfg >
;
<bel_cfg > : := <physical_name > ":" <logical_name > ":" <cfg_val > ;
<physical_name > : := <string > ; #Element name from report file
<logical_name > : := <string > # user defined name
| NIL
;
<cfg_val > : := <string > ; # options shown in report
<tile_name > : := <string > ;
<primitive_site > : := <string > ;
<inst_name > : := <string > ;
<inst_pin_name > : := <string > ;
<net > : := "net" <net_name > <net_type > <net_stmts > ";"
| "net" <net_name > <net_type > ";"
| "net" <net_name > <net_stmts > ";"
;
<net_name > : := <string > ;
<net_type > : := "vcc" #power
| "vdd" # power
| "power" # power
| "gnd" # ground
| "ground" # ground
| "wire" # wire (optional)
;
<net_stmts > : := <net_stmt >
| <net_stmts > <net_stmt >
;
<net_stmt > : := "," <net_inpin >
| "," <net_outpin >
| "," <net_pip >
;
<net_inpin > : := "inpin" <inst_name > <inst_pin_name >
| "load" <inst_name > <inst_pin_name >
;
<net_outpin > : :="outpin" <inst_name > <inst_pin_name >
| "driver" <inst_name > <inst_pin_name >
;
<net_pip > : := "pip" <tile > <wire0> <pip_direction > <wire1> ;
<tile > : := <string > ;
<wire0> : := <string > ;
<pip_direction > : := "==" # Bidirectional , unbuffered ,
| "=>" # Bidirectional , buffered (node0 onto node1)
| "==" # Bidirectional , buffered (both directions)
| "->" # Directional , buffered (node0 onto node1)
;
<wire1> : := <string > ;
<net_name > : := <string > ;
<ncd_version > : := "v"<digits >"."<digits >
<digits > : := <digit >
| <digits > <digit >
;
<digit > : := [ 0-9 ] ;
<string > : := <unquoted_string > | <quoted_string > ;
<unquoted_string > : := <non -whitespace characters > ;
<quoted_string > : := "\"" <any character or whitespace > "\"" ;
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